Language for Describing Templates for Test Program Generation for Microprocessors
نویسندگان
چکیده
منابع مشابه
Combinatorial Model-Based Test Program Generation for Microprocessors
In this paper we describe a method of automated test program generation intended for systematic functional verification of microprocessors. The method supplements such widely-spread practical approaches as software-based verification and random generation. In our method, construction of test programs is based on microprocessor model, which includes structural model and instruction set model. Th...
متن کاملArchitecture Description Language driven Functional Test Program Generation for Microprocessors using SMV
Formal techniques offer an opportunity to significantly reduce the cost of microprocessor verification. We propose a model checking based approach to automatically generate functional test programs for pipelined processors. We specify the processor architecture in an Architecture Description Language (ADL). The processor model is extracted from the ADL specification. Specific properties are app...
متن کاملFunctional Self-Test Generation for Superscalar Microprocessors
Functional testing of microprocessors has been studied for over two decades. Techniques for generating functional tests for modern microprocessors with cache/MMU and pipelining have been previously proposed [4, 1]. However there are no reported techniques for automatic functional self-test generation for superscalar processors. We present such a technique that not only makes it possible to run ...
متن کاملPerformance Test Case Generation for Microprocessors
We describe a systematic methodology for generating performance test cases for current generation microprocessors. Such test cases are used for: (a) validating the expected pipeline flow behavior and timing; and, (b) detecting and diagnosing performance bugs in the design. We cite examples of application to a real, superscalar processor in pre– and post–silicon stages of development. Suggested ...
متن کاملAn Approach to Test Programs Generation for Microprocessors Based on Pipeline Hazards Templates
In this paper we describe an approach to automated test programs generation intended for microprocessor verification. The approach is based on formal specification of microprocessor ISA and description of pipeline hazards templates. The use of formal specifications allows automating development of test program generators and systematizing control logic verification. Since the approach is underl...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Proceedings of the Institute for System Programming of the RAS
سال: 2016
ISSN: 2079-8156,2220-6426
DOI: 10.15514/ispras-2016-28(4)-5